

MODEL NAME : VAW11
PROJECT CODE : ANRVAW1100
PCB NO : LA-9102P (Mars Pro)
DA60000UU00 LA-9102P M/B
DA40001G400 LS-9105P POWER BUTTON/B
DA40001FP00 LS-9102P USB/B
DA40001FQ00 LS-9103P TP BUTTON/B
DA40001FR00 LS-9104P ODD/B

Dell / Compal Confidential

Schematic Document

Intel Chief River

Ivy Bridge (BGA) + Panther Point

OAK 17" UMA/DIS AMD Mars Pro

2012-09-25
Rev: 1.0

46@ : for 46 level
@ : Nopop Component
CONN@ : Connector Component
KB9012@ : ENE KB9012 Implemented
UMA@ : Only for UMA
EMC@ : EMI/ESD parts
GCLK@ : Green CLK implemented
GCLKUMA@ : Green CLK for UMA
GCLKDIS@ : Green CLK for DIS
XTAL@ : X'tal implemented
XTALDIS@ : X'tal with DIS implemented


R1@ : R1 P/N
R3@ : R3 P/N

i3R1@ : CPU i3-3217 1.8G
i3VOSR1@ : CPU i3-2365 1.4G
i5R1@ : CPU i5-3317 1.7G
i7R1@ : CPU i7-3517 1.9G
CEL1@ : CPU Celeron 887 1.5G
PENR1@ : CPU Pentium 997 1.6G


DIS@ : Only for Discrete
TH@/THR1@ : Thames-XT
MS@/MSR1@ : Mars Pro
X76@ :
SPI-ROM & VRAM Group



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-9102P
				Date	Tuesday, September 25, 2012
				Sheet	1 of 57




Power block



Compal Confidential

Project Code : VAW11
File Name : LA-9102P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DB block diagram	
				Size	Document Number
				LA-9102P	
				Date:	Tuesday, September 25, 2012
				Sheet	3 of 5

Eletro-X

Board ID Table for AD channel

Vcc	3.3V +/- 5%
Ra	100K +/- 5%

Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

BOARD ID Table

ID	PCB Revision
0	0.1
1	0.1
2	0.2
3	0.2
4	0.3
5	0.3
6	1.0
7	1.0
UMA	THM
MARS	

Project ID Table

ID	Project Revision
0	
1	
2	
3	
4	
5	UMA
6	DIS THAMES
7	DIS MARS PRO

SMBUS Control Table

	SOURCE	MINI1	MINI2	BATT	SODIMM	Express Card	Thermal Sensor	FFS	VGA Thermal Sensor	VGA	XDP	Charger
EC_SMB_CK1 EC_SMB_DA1	KB9012			V								V
EC_SMB_CK2 EC_SMB_DA2	KB9012								V	V		
PCH_SML0CLK PCH_SML0DATA	PCH											
PCH_SML1CLK PCH_SML1DATA	PCH											
MEM_SMBCLK MEM_SMBDATA	PCH	V	V		V	V		V			V	



PCH	USB PORT#	DESTINATION
	0	USB conn.2
	1	USB conn.1
	2	USB conn.3
	3	USB conn.4 (DB)
	4	NC
	5	NC
	6	NC
	7	NC
	8	MINI CARD (WLAN)
	9	NC
	10	Card Reader
	11	Camera
	12	NC
	13	NC

CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	10/100 LAN	CLKOUTFLEX0	None
	CLKOUT_PCIE1	MINI CARD WLAN	CLKOUTFLEX1	None
	CLKOUT_PCIE2	None	CLKOUTFLEX2	None
	CLKOUT_PCIE3	None	CLKOUTFLEX3	None
	CLKOUT_PCIE4	None		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
	CLKOUT_PEG_B	None		

CLKOUT	DESTINATION
PCI0	PCH_LOOPBACK
PCI1	EC LPC
PCI2	None
PCI3	None
PCI4	None

SATA	DESTINATION
SATA0	HDD
SATA1	None
SATA2	ODD
SATA3	None
SATA4	None
SATA5	None



PCI EXPRESS	DESTINATION
Lane 1	10/100 LAN
Lane 2	MINI CARD (WLAN)
Lane 3	None
Lane 4	None
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None

Symbol Note :


: means Digital Ground

: means Analog Ground


(1) PEG_RCOMP (G4) use 4mil connect to PEG_ICOMPI, then use 4mil connect to RC1.
(2) PEG_ICOMPI use 12mil connect to RC1






PEG_ICOMPI and RCOMP signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms






PCI EXPRESS -- GRAPHICS




PEG_ICOMPI and RCOMP signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms





CFG Straps for Processor






PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition *0: Lane Reversed

Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled *10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	*1: (Default) PEG Train immediately following xRESETB de assertion 0: PEG Wait for BIOS for training






<7> DDR_A_DQS#[0..7]
 <7> DDR_A_DQS#[0..7]
 <7> DDR_A_DQ[0..63]
 <7> DDR_A_MA[0..15]







Layout Note:
 Place near JDIMM1

All VREF traces should have 10 mil trace width




Layout Note:
 Place near JDIMM1.203,204







Note:
Check voltage tolerance of
VREF DQ at the DIMM socket



11 VREF traces should
ave 10 mil trace width









Layout Note:
Place near JDIMMB.203,204





























SP07000P700

Security Classification	Compal Secret Data			Compal Electronics, Inc. 	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title	DDRIII DIMMB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P 	
				Date:	Tuesday, September 25, 2012
				Sheet	12 of 57
				Rev	1.0










keep away hot spot







10/100 LAN ---->
WLAN (Mini Card)---->


- <32> PCIE_PRX_LANTX_N1
- <32> PCIE_PRX_LANTX_P1
- <32> PCIE_PTX_LANRX_N1
- <32> PCIE_PTX_LANRX_P1
- <38> PCIE_PRX_WLANTX_N2
- <38> PCIE_PRX_WLANTX_P2
- <38> PCIE_PTX_WLANRX_N2
- <38> PCIE_PTX_WLANRX_P2









*PCIE REQ power rail:
suspend: 0 3 4 5 6 7
core: 1 2




Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	PCH (2/8) PCIE/SMBUS/C	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9102P	LA-9102P
				Date	Tuesday, September 25, 2012
				Sheet	14
				of	57







Security Classification	Compal Secret Data			Compal Electronics, Inc. 	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title	PCH (S/B) GPIO/CPU/MISC 
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-9102P 
				Date:	Tuesday, September 25, 2012 
				Sheet	17 of 57 
				Rev	1.0 



Security Classification	Compal Secret Data			Compal Electronics, Inc.							
Issued Date	2012/09/25		Deciphered Date	2013/09/30		Title		PCH (6/8) PWR			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number		Rev		
						LA-9102P		1.0			
Date:						Wednesday, September 26, 2012		Sheet	18	of	57



Eletro-X

Security Classification		Compal Secret Data		Compal Electronics, Inc. 	
Issued Date		2012/09/25	Deciphered Date		2013/09/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PCH (7/8) PWR	
				Size Document Number	
				LA-9102P Date: Tuesday, September 25, 2012 Sheet 10 of 57 Rev 1.0	

UH1	
H5	VSS[0]
AA17	VSS[1]
AA2	VSS[2]
AA3	VSS[3]
AA33	VSS[4]
AA34	VSS[5]
AB11	VSS[6]
AB14	VSS[7]
AB39	VSS[8]
AB4	VSS[9]
AB43	VSS[10]
AB5	VSS[11]
AB7	VSS[12]
AC19	VSS[13]
AC2	VSS[14]
AC21	VSS[15]
AC24	VSS[16]
AC33	VSS[17]
AC34	VSS[18]
AC48	VSS[19]
AD10	VSS[20]
AD11	VSS[21]
AD12	VSS[22]
AD13	VSS[23]
AD19	VSS[24]
AD24	VSS[25]
AD26	VSS[26]
AD27	VSS[27]
AD33	VSS[28]
AD34	VSS[29]
AD36	VSS[30]
AD37	VSS[31]
AD38	VSS[32]
AD39	VSS[33]
AD4	VSS[34]
AD40	VSS[35]
AD42	VSS[36]
AD43	VSS[37]
AD45	VSS[38]
AD46	VSS[39]
AD8	VSS[40]
AE2	VSS[41]
AE3	VSS[42]
AF10	VSS[43]
AF12	VSS[44]
AF14	VSS[45]
AD16	VSS[46]
AF16	VSS[47]
AF19	VSS[48]
AF24	VSS[49]
AF25	VSS[50]
AF27	VSS[51]
AF29	VSS[52]
AF31	VSS[53]
AF38	VSS[54]
AF4	VSS[55]
AF42	VSS[56]
AF46	VSS[57]
AF5	VSS[58]
AF7	VSS[59]
AF8	VSS[60]
AG19	VSS[61]
AG2	VSS[62]
AG31	VSS[63]
AG48	VSS[64]
AH11	VSS[65]
AH3	VSS[66]
AH36	VSS[67]
AH39	VSS[68]
AH40	VSS[69]
AH42	VSS[70]
AH6	VSS[71]
AH7	VSS[72]
AJ19	VSS[73]
AJ21	VSS[74]
AJ4	VSS[75]
AJ33	VSS[76]
AJ34	VSS[77]
AK12	VSS[78]
AK3	VSS[79]

BD82M76-SL8E-C1_BGA989-D

R1@

UH1	
AY4	VSS[159]
AY42	VSS[160]
AY46	VSS[161]
AY5	VSS[162]
B11	VSS[163]
B15	VSS[164]
B19	VSS[165]
B23	VSS[166]
B27	VSS[167]
B31	VSS[168]
B35	VSS[169]
B39	VSS[170]
B7	VSS[171]
F45	VSS[172]
BB12	VSS[173]
BB16	VSS[174]
BB20	VSS[175]
BB22	VSS[176]
BB24	VSS[177]
BB28	VSS[178]
BB30	VSS[179]
BB35	VSS[180]
BB4	VSS[181]
BB46	VSS[182]
BC14	VSS[183]
BC18	VSS[184]
BC2	VSS[185]
BC22	VSS[186]
BC26	VSS[187]
BC34	VSS[188]
BC36	VSS[189]
BC40	VSS[190]
BC42	VSS[191]
BC48	VSS[192]
BD46	VSS[193]
BD5	VSS[194]
BE22	VSS[195]
BE26	VSS[196]
BE40	VSS[197]
BF10	VSS[198]
BF12	VSS[199]
BF16	VSS[200]
BF20	VSS[201]
BF22	VSS[202]
BF24	VSS[203]
BF26	VSS[204]
BF28	VSS[205]
BF30	VSS[206]
BF32	VSS[207]
BF36	VSS[208]
BF40	VSS[209]
BF8	VSS[210]
BG17	VSS[211]
BG21	VSS[212]
BG33	VSS[213]
BG44	VSS[214]
BH1	VSS[215]
BH11	VSS[216]
BH15	VSS[217]
BH17	VSS[218]
BH19	VSS[219]
BH10	VSS[220]
BH27	VSS[221]
BH31	VSS[222]
BH33	VSS[223]
BH35	VSS[224]
BH39	VSS[225]
BH43	VSS[226]
BH7	VSS[227]
D3	VSS[228]
D12	VSS[229]
D16	VSS[230]
D18	VSS[231]
D22	VSS[232]
D24	VSS[233]
D26	VSS[234]
D30	VSS[235]
D32	VSS[236]
D34	VSS[237]
D38	VSS[238]
D42	VSS[239]
D6	VSS[240]
E18	VSS[241]
E26	VSS[242]
G18	VSS[243]
G20	VSS[244]
G25	VSS[245]
G28	VSS[246]
G36	VSS[247]
G48	VSS[248]
H12	VSS[249]
H18	VSS[250]
H22	VSS[251]
H24	VSS[252]
H26	VSS[253]
H30	VSS[254]
H32	VSS[255]
H34	VSS[256]
F3	VSS[257]
F3	VSS[258]

BD82M76-SL8E-C1_BGA989-D

R1@

I46	VSS[259]
K18	VSS[260]
K26	VSS[261]
K30	VSS[262]
K46	VSS[263]
K7	VSS[264]
L16	VSS[265]
L2	VSS[266]
L20	VSS[267]
L26	VSS[268]
L28	VSS[269]
L36	VSS[270]
L46	VSS[271]
M12	VSS[272]
M16	VSS[273]
M18	VSS[274]
M22	VSS[275]
M24	VSS[276]
M30	VSS[277]
M32	VSS[278]
M34	VSS[279]
M38	VSS[280]
M4	VSS[281]
M46	VSS[282]
M6	VSS[283]
M6	VSS[284]
M6	VSS[285]
M6	VSS[286]
M6	VSS[287]
M6	VSS[288]
M6	VSS[289]
M6	VSS[290]
M6	VSS[291]
M6	VSS[292]
M6	VSS[293]
M6	VSS[294]
M6	VSS[295]
M6	VSS[296]
M6	VSS[297]
M6	VSS[298]
M6	VSS[299]
M6	VSS[300]
M6	VSS[301]
M6	VSS[302]
M6	VSS[303]
M6	VSS[304]
M6	VSS[305]
M6	VSS[306]
M6	VSS[307]
M6	VSS[308]
M6	VSS[309]
M6	VSS[310]
M6	VSS[311]
M6	VSS[312]
M6	VSS[313]
M6	VSS[314]
M6	VSS[315]
M6	VSS[316]
M6	VSS[317]
M6	VSS[318]
M6	VSS[319]
M6	VSS[320]
M6	VSS[321]
M6	VSS[322]
M6	VSS[323]
M6	VSS[324]
M6	VSS[325]
M6	VSS[326]
M6	VSS[327]
M6	VSS[328]
M6	VSS[329]
M6	VSS[330]
M6	VSS[331]
M6	VSS[332]
M6	VSS[333]
M6	VSS[334]
M6	VSS[335]
M6	VSS[336]
M6	VSS[337]
M6	VSS[338]
M6	VSS[339]
M6	VSS[340]
M6	VSS[341]
M6	VSS[342]
M6	VSS[343]
M6	VSS[344]
M6	VSS[345]
M6	VSS[346]
M6	VSS[347]
M6	VSS[348]
M6	VSS[349]
M6	VSS[350]
M6	VSS[351]
M6	VSS[352]




The schematic diagram illustrates the LCD backlight power control circuit. It features a MOSFET (QV6, SB457) driven by a gate driver (QV7, 2N7002) to switch the backlight power source (PWR_SRC_ON) through a resistor network (RV26, RV24). The circuit includes a current sense resistor (RV28) and a feedback network (RV27, RV24) to regulate the backlight current. The output is connected to the LCD backlight power source (+INV_PWR_SRC). The circuit is powered by +LCDVDD and +LCDVDD_R. The schematic is labeled with component values and dimensions (60mil).

[illegible][illegible]

*** Reserved for LCD sequence tuning**

The schematic shows a differential signal driver circuit. It consists of two MOSFETs, QV9A and QV9B, both labeled 2N7002DW-TF. The gates of QV9A and QV9B are connected to RV33 and RV32 resistors, which are connected to +5VALW and +INV_PWR_SRC power supplies. The drains of QV9A and QV9B are connected to the LCDVID_R and LCDVID_B inputs. The source of QV9A is connected to ground, and the source of QV9B is connected to ground through a 100K_0402_5% resistor.

<15>	HDMI_A3N_VGA	CV32	2	1	0.1U_0402_10V7K-D	TMDS_TXCN
<15>	HDMI_A3P_VGA	CV33	2	1	0.1U_0402_10V7K-D	TMDS_TXCP
<15>	HDMI_A0N_VGA	CV36	2	1	0.1U_0402_10V7K-D	TMDS_TXCN
<15>	HDMI_A0P_VGA	CV37	2	1	0.1U_0402_10V7K-D	TMDS_TXCP
<15>	HDMI_A1N_VGA	CV38	2	1	0.1U_0402_10V7K-D	TMDS_TXIN
<15>	HDMI_A1P_VGA	CV39	2	1	0.1U_0402_10V7K-D	TMDS_TXIP
<15>	HDMI_A2N_VGA	CV40	2	1	0.1U_0402_10V7K-D	TMDS_TXCN
<15>	HDMI_A2P_VGA	CV41	2	1	0.1U_0402_10V7K-D	TMDS_TXCP





TMDS_TXCN	@ CV358	1	2	100P_0402_50V8J
TMDS_TXCP	@ CV360	1	2	100P_0402_50V8J
TMDS_TXIN	@ CV362	1	2	100P_0402_50V8J
TMDS_TXIP	@ CV363	1	2	100P_0402_50V8J
TMDS_TXIN	@ CV359	1	2	100P_0402_50V8J
TMDS_TXIP	@ CV357	1	2	100P_0402_50V8J
TMDS_TX2N	@ CV361	1	2	100P_0402_50V8J
TMDS_TX2P	@ CV364	1	2	100P_0402_50V8J

20111024 EMI ADD

TMDS_L_TXCN	CV349	1	2	3.3P_0402_50V8C-D
TMDS_L_TXCP	CV350	1	2	3.3P_0402_50V8C-D
TMDS_L_TXIN	CV351	1	2	3.3P_0402_50V8C-D
TMDS_L_TXIP	CV352	1	2	3.3P_0402_50V8C-D
TMDS_L_TXIN	CV353	1	2	3.3P_0402_50V8C-D
TMDS_L_TXIP	CV354	1	2	3.3P_0402_50V8C-D
TMDS_L_TX2N	CV355	1	2	3.3P_0402_50V8C-D
TMDS_L_TX2P	CV356	1	2	3.3P_0402_50V8C-D


20110805 EMI ADD




Part Number	Description
46@	ROYALTY HDMI W/LOGO
80000000023M	HDMI W/Logo:80000000023M

Security Classification	Compal Secret Data
Issued Date	2012/09/25
Deciphered Date	2013/09/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	



Title	Compal Electronics, Inc.
Document Number	LA-9102P
Date	Tuesday, September 25, 2012
Sheet	22
of	57



GFX PCIE LANE REVERSAL



LVDS Interface



216-0833000-A11-THAMES-XT-M2_FCBGA962-D



MARS-PRO_FCBGA962-D

MARS Pro



MARS-PRO_FCBGA962-D

MARS Pro





Chelsea Pro




Chelsea Pro




Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ATI ThamesXT M2 PCIE/LVDS	
				LA-9102P	
				Date:	Tuesday, September 25, 2012
				Sheet	24
				of	57



Circuits to support BACO



Power Sequence of Thames and Mars Pro





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title	ATI ThamesXT M2 PWR GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	
					LA-9102P	
				Date:	Tuesday, September 25, 2012	Sheet 27 of 51



Eletro-X

UV1C

DDR2
GDDR3/GDDR5
DDR3

MDA0 C37

MDA1 C38

MDA2 A35

MDA3 E34

MDA4 G32

MDA5 D33

MDA6 F32

MDA7 E32

MDA8 D31

MDA9 F30

MDA10 C30

MDA11 A30

MDA12 F28

MDA13 C28

MDA14 A28

MDA15 E28

MDA16 D27

MDA17 F26

MDA18 C26

MDA19 A26

MDA20 F24

MDA21 C24

MDA22 A24

MDA23 E24

MDA24 C22

MDA25 A22

MDA26 F22

MDA27 D21

MDA28 C20

MDA29 F20

MDA30 D19

MDA31 E18

MDA32 C18

MDA33 A18

MDA34 F18

MDA35 D17

MDA36 A16

MDA37 F16

MDA38 D15

MDA39 E14

MDA40 C14

MDA41 A13

MDA42 F12

MDA43 D12

MDA44 A11

MDA45 F10

MDA46 C10

MDA47 A10

MDA48 G13

MDA49 H13

MDA50 J13

MDA51 H11

MDA52 G10

MDA53 G8

MDA54 K9

MDA55 K10

MDA56 G9

MDA57 A8

MDA58 C8

MDA59 E8

MDA60 A6

MDA61 D6

MDA62 E6

MDA63 A5

MDA64 C5

MDA65 A5

MDA66 C5

MDA67 A5

MDA68 C5

MDA69 A5

MDA70 C5

MDA71 A5

MDA72 C5

MDA73 A5

MDA74 C5

MDA75 A5

MDA76 C5

MDA77 A5

MDA78 C5

MDA79 A5

MDA80 C5

MDA81 A5

MDA82 C5

MDA83 A5

MDA84 C5

MDA85 A5

MDA86 C5

MDA87 A5

MDA88 C5

MDA89 A5

MDA90 C5

MDA91 A5

MDA92 C5

MDA93 A5

MEMORY INTERFACE A

DDR2
GDDR3/GDDR5
DDR3

MDA0 C37

MDA1 C38

MDA2 A35

MDA3 E34

MDA4 G32

MDA5 D33

MDA6 F32

MDA7 E32

MDA8 D31

MDA9 F30

MDA10 C30

MDA11 A30

MDA12 F28

MDA13 C28

MDA14 A28

MDA15 E28

MDA16 D27

MDA17 F26

MDA18 C26

MDA19 A26

MDA20 F24

MDA21 C24

MDA22 A24

MDA23 E24

MDA24 C22

MDA25 A22

MDA26 F22

MDA27 D21

MDA28 C20

MDA29 F20

MDA30 D19

MDA31 E18

MDA32 C18

MDA33 A18

MDA34 F18

MDA35 D17

MDA36 A16

MDA37 F16

MDA38 D15

MDA39 E14

MDA40 C14

MDA41 A13

MDA42 F12

MDA43 D12

MDA44 A11

MDA45 F10

MDA46 C10

MDA47 A10

MDA48 G13

MDA49 H13

MDA50 J13

MDA51 H11

MDA52 G10

MDA53 G8

MDA54 K9

MDA55 K10

MDA56 G9

MDA57 A8

MDA58 C8

MDA59 E8

MDA60 A6

MDA61 D6

MDA62 E6

MDA63 A5

DDR2
GDDR3/GDDR5
DDR3

MDA0 C37

MDA1 C38

MDA2 A35

MDA3 E34

MDA4 G32

MDA5 D33

MDA6 F32

MDA7 E32

MDA8 D31

MDA9 F30

MDA10 C30

MDA11 A30

MDA12 F28

MDA13 C28

MDA14 A28

MDA15 E28

MDA16 D27

MDA17 F26

MDA18 C26

MDA19 A26

MDA20 F24

MDA21 C24

MDA22 A24

MDA23 E24

MDA24 C22

MDA25 A22

MDA26 F22

MDA27 D21

MDA28 C20

MDA29 F20

MDA30 D19

MDA31 E18

MDA32 C18

MDA33 A18

MDA34 F18

MDA35 D17

MDA36 A16

MDA37 F16

MDA38 D15

MDA39 E14

MDA40 C14

MDA41 A13

MDA42 F12

MDA43 D12

MDA44 A11

MDA45 F10

MDA46 C10

MDA47 A10

MDA48 G13

MDA49 H13

MDA50 J13

MDA51 H11

MDA52 G10

MDA53 G8

MDA54 K9

MDA55 K10

MDA56 G9

MDA57 A8

MDA58 C8

MDA59 E8

MDA60 A6

MDA61 D6

MDA62 E6

MDA63 A5

DDR2
GDDR3/GDDR5
DDR3

MDA0 C37

MDA1 C38

MDA2 A35

MDA3 E34

MDA4 G32

MDA5 D33

MDA6 F32

MDA7 E32

MDA8 D31

MDA9 F30

MDA10 C30

MDA11 A30

MDA12 F28

MDA13 C28

MDA14 A28

MDA15 E28

MDA16 D27

MDA17 F26

MDA18 C26

MDA19 A26

MDA20 F24

MDA21 C24

MDA22 A24

MDA23 E24

MDA24 C22

MDA25 A22

MDA26 F22

MDA27 D21

MDA28 C20

MDA29 F20

MDA30 D19

MDA31 E18

MDA32 C18

MDA33 A18

MDA34 F18

MDA35 D17

MDA36 A16

MDA37 F16

MDA38 D15

MDA39 E14

MDA40 C14

MDA41 A13

MDA42 F12

MDA43 D12

MDA44 A11

MDA45 F10

MDA46 C10


MDA47 A10

MDA48 G13

MDA49 H13



MDA50 J13

Eletro-X








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/25	Deciphered Date	2013/09/30	Title	ATI ThamesXT M2 VR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-9102P
Date:		Tuesday September 25, 2012		Sheet	30

CHANNEL B: 256MB/512MB DDR3











拉MS_D2_SD_CLK到Conn pin 13 SD_CLK
再打Via拉到pin 10 MS_D2


拉MS_CLK_SD_WP到Conn pin 5 MS_CLK
再打Via拉到pin 20 SD_W




+5VALW to +5VS







+3VALW to +3V_PCH



+3VALW to +3VS










+1.5V To +1.5VS





Reserve for ESD
CZ23 2 1
0.1U_0402_16V7K
Please close to Q29

Reserve for ESD
CZ24 2 1
0.1U_0402_16V7K
CZ25 2 1
0.1U_0402_16V7K
CZ26 2 1
0.1U_0402_16V7K
CZ27 2 1
0.1U_0402_16V7K
CZ28 2 1
0.1U_0402_16V7K
CZ29 2 1
0.1U_0402_16V7K






USB conn. 3




USB conn. 4




Power ON Circuit


ON/OFF switch




FAN Control circuit




POWER/B




INT_KBD Conn.




Touch pad




SATA HDD Conn.




ODD Power Control




* *Key Board Back Light*








PBATT battery connector

SMART
Battery:
01.GND1
02.GND2
03.BAT_ALERT
04.SYS_PRES
05.BATT_PRS
06.DAT_SMB
07.CLK_SMB
08.BATT1+
09.BATT2+












+V1.05S_VCCP
TDC 11A
Peak Current 16A
OCP current 19A
TYP MAX
H/S Rds(on) 10mohm , 14.5mohm
L/S Rds(on) :3mohm , 3.6mohm

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V


output voltage adjustable network



The 1k PD on the VCCSA VIDs are empty.
These should be stuffed to ensure that
VCCSA VID is 00 prior to VCCIO stability.



reserve for Pentium and Celeron only



Mars Pro

GPU_VID5 (GPIO_10)	GPU_VID4 (GPIO_14)	GPU_VID3 (GPIO_15)	GPU_VID2 (GPIO_16)	GPU_VID1 (GPIO_20)	Core Voltage Level
0	1	1	1	1	1.125V
1	0	0	0	0	1.1V
1	0	0	0	1	1.075V
1	0	0	1	0	1.05V
1	0	0	1	1	1.025V
1	0	1	0	0	1V
1	0	1	0	1	0.975V
1	0	1	1	0	0.95V
1	0	1	1	1	0.925V
1	1	0	0	0	0.9V
1	1	0	0	1	0.875V
1	1	0	1	0	0.85V
1	1	0	1	1	0.825V
1	1	1	0	0	0.8V


+VGA_CORE
TDC 22A
Peak Current 30A
OCP current 36A
FSW=350kHz
DCR 1.1mohm +/-5%
Loadline = 1.5mohm



Thames XT

GPU_VID5 (GPIO_10)	GPU_VID4 (GPIO_14)	GPU_VID3 (GPIO_15)	GPU_VID2 (GPIO_16)	GPU_VID1 (GPIO_20)	Core Voltage Level
1	0	0	1	0	1.05V
1	0	1	0	0	1V
1	0	1	1	0	0.95V
1	1	0	0	0	0.9V



+VGA_CORE
TDC 20A
Peak Current 30A
OCP current 36A
FSW=350kHz
DCR 1.1mohm +/-5%

	Thames XT	Mars Pro
VGA_PCIE	1.0V	0.95V
PR832	6.81K	5.9K





Screw Hole



Version Change List (P. I. R. List)

Page 1

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	52	VCORE	12/05/11	Morris	adjust VR parameter	change PL700 and PL701 from 0.36u to 0.22u change PC707 and PC740 from 0.047u to 0.033u change PR750 from 649 to 365 change PR711 from 649 to 392 change PR740 from 1.91k to 1.78k change PR705 from 150k to 33.2k	X00
2	45 46 47	DCIN/BATT CONN/OTP CHARGER 3.3VALWP/SVALWP	12/05/11	Morris	follow SSI memo for part shortage issue	change PQ112,PQ114,PQ1111,PQ206,PQ904 from SB000000CQ00 to SB000000PV00	X00
3	50	+1.5VP/1.5VDGPU/0.75VSP	12/05/15	Morris	design change	change PR302 from 12k to 8.66k	X00
4	51	+VCCSAP	12/05/23	Morris	for Pentium and Celeron special BOM	add PR607 and reserve	X00
5	50	+1.5VP/1.5VDGPU/0.75VSP	12/07/06	Morris	design change to reduce low-side mosfet induce	add PC316 1000pf	X01
6	46	CHARGER	12/07/17	Morris	from EMI request	change PR114 from 0 to 2.2 add PR141 and PC121	X01
7	46	CHARGER	12/07/17	Morris	design change to solve Battery LED is still on after unplug AC when SUT in S3S4S5 issue	change PR142 from 210k to 232k for ISL88731C (X76) change PR142 from 309k to 324k for BQ24747 (X76)	X01
8	45	DCIN/BATT CONN/OTP	12/07/17	Morris	revise OTP setting to 96C from thermal request	change BR927 from 12.1k to 11k	X01
9	52	VCORE	12/08/27	Morris	adjust initial output voltage from vendor recommend	delete PR811,PR827 add PR829,PR837	X02

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	21,39	LVDS	2012/05/17	SED	Add FHD Panel CE_ENABLE, DBC_ENABLE function from SED request	Add CE_EN, DBC_EN control pin to EC	0.2
2	21	LVDS	2012/05/22	SED	Follow SED team request disable CE_EN function	Change RV62 to DE-POP and RV100 to POP for disable CE_EN function	0.2
3	33	Audio codec	2012/05/23	CODEC	Follow CODEC vendor suggestion	Add AUDIO JACK PLUG delay circuit. Separate NET JACK_PLUG to => JACK_SENSE# & => JACK_PLUG#	0.2
4	16,21	Touch Screen	2012/05/29	HW	Add touch screen function	Add RV217, RV218, RV219, RV249, CV59, CV60, CV328, DV13, QV16, JTOUCH	0.2
5	39	Board ID	2012/05/30	HW	Board ID change for PT	Change RES from 8.2k_0402(SD028820180) to 33k_0402(SD028330280)	0.2
6	21,39	Touch Screen	2012/05/30	HW	Add touch screen function power control	Add NET *TOUCH_ON* from JTOUCH to UEI.82(KB9012) for TOUCH SCREEN PANEL power control	0.2
7	33	Audio codec	2012/05/30	HW	Follow RealTek suggestion remove, delete reserve MUTE circuit	Delete D1,QA1,QA2,QA3,RA24,RA26,RA60,RA62,RA68,RA109,CA72,CA73	0.2
8	15,16, 39,41	ESD	2012/05/30	ESD	ESD ask CAP for reserve	Reserve 0.1u/0402 CH104,C223,CH105,CE27,CE29	0.2
9	14	Green CLK	2012/05/30	HW	For Green CLK test	Change WH31,WH41,RV232 0ohm form *GCLK#* to *g* for break the clock signal to device	0.2
10	10,26,41	DC/DC	2012/05/31	HW	Change "+1.5V_CPU_VDDQ", "+1.5VS", "+1.5VGS" derating	Change RC150 330K/0402 to 2M/0402, RC151 100K/0402 to 470K/0402, R218 100K/0402 to 470K/0402, RV115 0/0402 to 2M/0403	0.2
11	41	DC/DC	2012/05/31	HW	For power sequence trunning	Change R215 to DE-POP	0.2
12	06,15,16, 39,41	ESD	2012/05/31	ESD	Follow ESD team request	Change 0.1u/0402 from "g" to POP	0.2
13	32	Green CLK	2012/06/15	HW	Change for Green CLK bom control	Change RL21,RL30 from "g" to "GCLK#"	0.2
14	41	DC/DC	2012/06/15	HW	For WLAN card power sequence issue	Change R24,R213 from 470K/0402 56K/0403	0.2
15	35,41	Schematic page modify	2012/06/18	HW	Schematic page modify for easily maintain.	Swap Page. 35 & Page 41.	0.2
16	41	ODD	2012/06/18	HW	Change component location for easily maintain.	Move CH9,CH10 from Page.13 to Page.41	0.2
17	39	FAN	2012/06/29	HW	Fan speed noise issue	Reserve 220p/0402 CE24	0.2
18	6	CPU	2012/06/29	ESD	System boot-up shot down issue.	Change CC151 from POP to "g"	0.2
19	21,35, 39,40,41	Circuit adjust	2012/07/01	HW	Circuit & page adjust for OAK 15" & OAK 17"	1. Swap P.35 & P.41 and move touch screen circuit from P.21 to P.41. 2. Swap P.39 & P.40 page no	0.2
20	40	LID SW	2012/07/01	HW	LID SW need a trace for debug and switch.	Add RES1 for LID SW.	0.2
21	25	GPU	2012/07/01	HW	Follow AMD request, MarsPro will used MPLs.	Change RV75,RV76,RV81 from "DIS#*" to "TH#"	0.2
22	29	GPU	2012/07/01	HW	Follow AMD request, MEM_CALRP2 is not need for Mars ASIC now.	Change RV205 from "MS#*" to "g"	0.2
23	38	MINI card	2012/07/03	HW	Power Control for Mini card didn't need	Change R17 to "g"	0.2
24	6	XDP	2012/07/06	HW	S3 return hang issue	Change RC89 from "g" to POP	0.2
25	23	GREEN CLK	2012/07/09	HW	Follow Green CLK FAE suggestion	1. Change UG1.2(+3VLP) & UG1.9(+3VALW) connect to +LAN_IO 2. Add R787 connect from +RTCBATT to C5.2 & UG1.10 3. Change C14 from 0.1u to 5p/0402 4. Change C8 connect from +3V ALW to +LAN_IO 5. Add R788 0ohm/0402 from +RTCVCC to UG1 for GCLK & DH1 select	0.2
26	35	MOAT	2012/07/09	ESD	For ESD request reserve CAP.	Reserve those CAP for ESD MOAT.	0.2
27	18	LVDS	2012/07/10	HW	Change RES and reserve CAP for LVDS issue	Change RH185 from 0ohm-short to 0ohm/0805, and reserve CH106 1U/0402	0.2
28	41	Connector	2012/07/10	ME	For ME request	Change JBTB1 footprint from SP02000G800 (OLD) to SP02000MJ00	0.2
29	13	PCH	2012/07/11	ESD	Follow ESD team request	Add RA44,RA46,WH70 & NET PCH_JTAG_FMS_R, PCH_JTAG_TDI_R, PCH_JTAG_TDO_R for break signal trace	0.2
30	40	PCH	2012/07/11	ESD	Follow ESD team request	1.Change NET NAME "N591107274" to "WL_BT_LED4_R" 2. Reserve 0.1u/0402 on "WL_BT_LED4_R" for ESD	0.2
31	21	LVDS	2012/07/11	HW	Reserve for CE function for LVDS connector	Change CE_EN_R from dummy to JLVDS.18	0.2
32	32	Connector	2012/07/12	ME	For ME request	Change JLAN CPN from "DC234004V00" to "SP011207090"	0.2
33	40	FAN	2012/07/16	HW	For FAN_SPEED1 noise issue	Change CE29 from "g" to POP	0.2
34	14	Touch PAD	2012/07/17	SED	Change Touch PAD SMBUS port for SMBUS issue	Change Touch PAD SMBUS port for SMB0 to SMB	0.3
35	32	GREEN CLK	2012/07/19	HW	Follow Silego FAE request	Change RL21 from 510 ohm to 0 ohm/0402	0.3
36	41	Touch Screen	2012/08/07	SED	Follow SED team request change JTOUCH USB signal conatct.	Change JTOUCH Pin define.	0.3
37	34	Card Reader	2012/08/14	ESD	Follow ESD team request	Reserve CR11 100p/0402 close to JREAD	0.3
38	23	GREEN CLK	2012/08/16	HW	Fixed GCLK output abnormal issue	Change UG1.2(UG1/VDD) from +LAN_IO to+3VALW	0.3
39	33	CODEC	2012/08/16	HW	The issue already fixed by new CODEC.	Remove delay circuit and POP RA4	0.3

